From 67b80de1cac074a3a3e98b67110ccad2436c4f7a Mon Sep 17 00:00:00 2001
From: changkyu choi <okoookoo@naver.com>
Date: Mon, 3 Feb 2025 16:58:09 +0900
Subject: [PATCH] =?UTF-8?q?=EC=8A=B9=EC=95=95=EC=84=A4=EC=A0=95=20?=
 =?UTF-8?q?=ED=8F=AC=EB=A7=B7=20=EC=88=98=EC=A0=95=20uniqueId=20=EC=B6=94?=
 =?UTF-8?q?=EA=B0=80?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 .../circuitTrestle/CircuitTrestleSetting.jsx  |  1 +
 .../modal/circuitTrestle/step/StepUp.jsx      | 20 +++++++++++++++++++
 2 files changed, 21 insertions(+)

diff --git a/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx b/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
index b4d13d20..1e22171b 100644
--- a/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
+++ b/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
@@ -176,6 +176,7 @@ export default function CircuitTrestleSetting({ id }) {
               itemId: module.moduleInfo.itemId,
               circuit: module.circuitNumber ? module.circuitNumber : null,
               pcsItemId: module.circuit ? module.circuit?.pcsItemId : null,
+              uniqueId: module.id ? module.id : null,
             }
           }),
         }
diff --git a/src/components/floor-plan/modal/circuitTrestle/step/StepUp.jsx b/src/components/floor-plan/modal/circuitTrestle/step/StepUp.jsx
index b098f409..71dd3e30 100644
--- a/src/components/floor-plan/modal/circuitTrestle/step/StepUp.jsx
+++ b/src/components/floor-plan/modal/circuitTrestle/step/StepUp.jsx
@@ -177,6 +177,26 @@ export default function StepUp(props) {
       paralQty: qty.paralQty ? qty.paralQty : 0,
       rmdYn: qty.rmdYn ? qty.rmdYn : 'N',
       usePossYn: qty.usePossYn ? qty.usePossYn : 'Y',
+      roofSurfaceList: formatRoofSurfaceList(qty.roofSurfaceList),
+    }))
+  }
+
+  // PCS RoofSurface 포맷
+  const formatRoofSurfaceList = (roofSurfaceList = []) => {
+    return roofSurfaceList?.map((rsf) => ({
+      moduleList: formatModuleList(rsf.moduleList),
+      roofSurface: rsf.roofSurface ? rsf.roofSurface : '',
+      roofSurfaceId: rsf.roofSurfaceId ? rsf.roofSurfaceId : '',
+      roofSurfaceIncl: rsf.roofSurfaceIncl ? rsf.roofSurfaceIncl : '',
+    }))
+  }
+  // PCS MatModule 포맷
+  const formatModuleList = (moduleList = []) => {
+    return moduleList?.map((module) => ({
+      circuit: module.circuit ? module.circuit : '',
+      itemId: module.itemId ? module.itemId : '',
+      pcsItemId: module.pcsItemId ? module.pcsItemId : '',
+      uniqueId: module.uniqueId ? module.uniqueId : '',
     }))
   }