From 8817e72ddb18ba4b0c3013b6d60272a4ef17fa4e Mon Sep 17 00:00:00 2001
From: ysCha <yscha@interplug.co.kr>
Date: Tue, 7 Jul 2026 08:37:33 +0900
Subject: [PATCH] =?UTF-8?q?[=ED=9A=8C=EB=A1=9C=ED=95=A0=EB=8B=B9]=20?=
 =?UTF-8?q?=ED=9A=8C=EB=A1=9C=20=EB=AF=B8=ED=95=A0=EB=8B=B9=20=EB=AA=A8?=
 =?UTF-8?q?=EB=93=88=20=EC=9E=88=EC=9D=84=20=EB=95=8C=20=EC=BA=A1=EC=B2=98?=
 =?UTF-8?q?=20=EC=A0=84=EC=97=90=20=EC=B0=A8=EB=8B=A8=20=E2=80=94=20onAppl?=
 =?UTF-8?q?y=20=EC=A7=84=EC=9E=85=20=EC=8B=9C=20not.allocation.exist.modul?=
 =?UTF-8?q?e=20=EC=84=A0=EA=B2=80=EC=A6=9D=20=EC=B6=94=EA=B0=80?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 .../modal/circuitTrestle/CircuitTrestleSetting.jsx   | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx b/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
index 333bc0e7..17a7d63d 100644
--- a/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
+++ b/src/components/floor-plan/modal/circuitTrestle/CircuitTrestleSetting.jsx
@@ -685,6 +685,18 @@ export default function CircuitTrestleSetting({ id }) {
 
   // 회로할당(승압설정) 저장 버튼 클릭 시
   const onApply = async () => {
+    // [NOT-ALLOC-GUARD 2026-07-03] 회로 미할당 모듈이 있으면 캡처(capture) 전에 차단.
+    // apply() 는 검증+가대설치가 묶여 있어 캡처 뒤에 실행되므로, 여기서 먼저 막지 않으면 이미지가 먼저 생성된다.
+    const notAllocationModules = canvas.getObjects().filter((obj) => obj.name === POLYGON_TYPE.MODULE && !obj.circuit)
+    if (notAllocationModules.length > 0) {
+      swalFire({
+        text: getMessage('not.allocation.exist.module'),
+        type: 'alert',
+        icon: 'warning',
+      })
+      return
+    }
+
     setAllModuleSurfaceIsComplete(false)
 
     setIsGlobalLoading(true)